10 Bus-based UMA All CPUs and memory module connected over a shared bus To reduce traffic, each CPU also has a cache Key design issue: how to maintain coherency of data that appears in multiple places.
{"Image DocumentName": "Multiprocessor Architecture", "Image ImageDescription": "UMA (Uniform Memory Access) Time to access each memory word is the same. Bus-based UMA. CPUs connected to memory modules through switches. NUMA (Non-uniform memory access) Memory distributed (partitioned among processors) Different access times for local and remote accesses.", "Image XResolution": "37", "Image YResolution": "37", "Image ResolutionUnit": "Pixels/Centimeter", "Image Software": "SlidePlayer", "Image YCbCrPositioning": "Centered"}