Memory: Structures  The off-chip interconnect and memory architecture can affect overall system performance in dramatic ways Memory Systems that Support Caches CPU Cache Memory bus One word wide organization (one word wide bus and one word wide memory)  Assume  1 clock cycle to send the address  25 clock cycles for DRAM cycle time, 8 clock cycles access time  1 clock cycle to return a word of data  Memory-Bus to Cache bandwidth number of bytes accessed from memory and transferred to cache/CPU per clock cycle 32-bit data & 32-bit addr per cycle on-chip CS210_305_10/18
{}